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Abstract—The quality of the silicon-buried oxide bonded in-
terface of SOI devices created by thin Si film transfer and
bonding over pre-patterned cavities, aiming at fabrication
of DG and SON MOSFETs, is studied by means of charge-
pumping (CP) measurements. It is demonstrated that thanks
to the chemical activation step, the quality of the bonded in-
terface is remarkably good. Good agreement between values
of front-interface threshold voltage determined from CP and
I-V measurements is obtained.
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1. Introduction
Silicon-on-insulator (SOI) technology, and especially
double-gate (DG) transistors, offers well-known advantages
for device operation, such as reduction of short-channel ef-
fects (SCE). While in single-gate SOI, improved SCE (in
comparison to bulk devices) is reduced due to film thick-
ness, in the case of double-gate devices, short-channel ef-
fects may be further lowered thanks to increased vertical
electrical control [1].
The aim of this paper is to investigate the quality of SiO2-Si
interface in devices fabricated by a novel process developed
in the Université Catholique de Louvain (UCL). This new
fabrication process aims at obtaining planar DG and silicon-
on-nothing (SON) MOSFETs by the transfer and bonding
of a thin Si film on a substrate patterned with cavities and
by the subsequent alignment of the device active area and
gate definitions over the cavities [2]. Here the quality of
the bonded interface is assessed using charge-pumping (CP)
measurements on single-gate PIN diodes fabricated simul-
taneously with the DG SON MOSFETs.
2. Device processing
The devices investigated in this paper were obtained us-
ing a novel fabrication method [2] schematically shown in
Fig. 1. More details about bonding process can be found
in [2]. One of the process critical step, particularly im-
portant for the present study, is surface activation prior to
bonding, since it plays a major role in the bonded interface
quality. Activation using oxygen plasma (which is usual
in wafer bonding process) has shown to be detrimental for
Fig. 1. Novel fabrication method: (a) oxidation of handle wafer,
reactive ion etching (RIE) and wafer bonding; (b) SOI substrate
thinning via grinding; (c) LPCVD nitride deposition and TMAH
etching; (d) BHF etching of SOI BOX; (e) patterning of silicon is-
lands by RIE etching; (f) 3D view of Si island; (g) MOS oxidation
and CVD of polysilicon gate.
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the electrical properties: high density of interface states and
reduced mobility. To assure the good electrical quality of
the bonded interface, which is especially important in DG
devices, since conduction will take place at this interface,
Fig. 2. Cross-section of a DG MOSFET: (a) transversal; (b) lon-
gitudinal.
chemical activation has been used. Warm nitric acid has
been proven to be a good activation agent [3] and hence in
this process we performed activation in nitric acid 70% at
70°C during 10 minutes [2]. Transversal and longitudinal
cross-sections of a DG transistor are presented in Fig. 2.
A photo of a final device is shown in Fig. 3.
Fig. 3. Photo of a final working double-gate transistor.
Characterization results were compared to those obtained
from reference devices. These devices were fabricated us-
ing the standard UCL process described in [4] on com-
mercially available UNIBONDr SOI substrates. Other-
wise, processing conditions were the same for both device
types.
3. Charge-pumping measurements
Since single and double gate fully-depleted transistors had
no contact to the body, PIN gated diodes were chosen for
charge-pumping measurements using the approach first pre-
sented in [5]. Thus the two investigated SiO2-Si interfaces
were the front-gate interface and the back interface between
the buried oxide (BOX) and body (Fig. 4). The latter in-
terface is a measure of wafer-bonding quality.
Fig. 4. Schematic cross-section of a SOI PIN diode.
The investigated devices were SG PIN diodes with gate
oxide thickness tox = 30 nm, body thickness tSi = 80 nm
and BOX≈ 600 nm (400 nm in the reference devices). The
effective body doping is approximately NA = 1015 cm−3.
Gate dimensions (W × L) of PIN diodes are 570 µm×
10 µm, 758 µm×5 µm and 852 µm×3 µm.
Charge-pumping current measured at front-gate interface
of a PIN diode fabricated using the novel process flow is
plotted as a function of gate base voltage in Fig. 5 for back-
gate bias of 0 V and –20 V, respectively. The amplitude
of the gate signal (parameter of the family of curves in
the diagram) was changed from 2 V to 5 V (solid lines)
and then the whole measurement sequence was repeated
(squares). The fact that the results of both experiments
are very close indicates that no visible generation of inter-
face traps was caused during measurements. Similar results
obtained from the back interface are presented in Fig. 6
for front-gate bias of 0 V and –2 V, respectively. In this
case, the back gate-signal amplitude was changed between
10 and 30 V and again, no visible degradation due to the
applied voltages was observed. The CP curves presented
in Fig. 6b do not saturate, it is visible, however, that with
increasing amplitudes the increase of maximum charge-
pumping current becomes weaker. We believe, therefore,
that the maximum charge-pumping current obtained at gate
voltage amplitude of 30 V can serve as a good indication of
the total density of interface traps at the back interface. Un-
fortunately, higher amplitudes would damage the structures
permanently.
Analysis of CP curves presented above yields a total density
of interface traps Nit , as well as threshold VT and flat-band
VFB voltage. The obtained results are listed in Table 1.
62
Charge-pumping characterization of SOI devices fabricated by means of wafer bonding over pre-patterned cavities
Table 1
Results of CP characterization performed on PIN diodes fabricated using the novel process flow
Interfaces
W ×L = 570 µm × 10 µm W ×L = 758 µm × 5 µm W ×L = 852 µm × 3 µm
VFB [V] VT [V] Nit [cm−2] VFB [V] VT [V] Nit [cm−2] VFB [V] VT [V] Nit [cm−2]
Front
VGB = 0 V –0.8 –0.2 3.1 ·1010 –0.7 –0.2 2.6 ·1010 –0.7 –0.2 2.9 ·1010
VGB =−20 V –0.7 0.3 2.2 ·1010 –0.5 0.5 1 ·1010 –0.5 0.5 0.7 ·1010
Back
VGF = 0 V –5 –2.5 2.6 ·1010 –8 –3 2.2 ·1010 –8 –3 2.5 ·1010
VGF =−2 V 3 12 1.3 ·1010 7 12 0.7 ·1010 6 12 0.4 ·1010
Fig. 5. Charge-pumping current as a function of top-gate
base voltage for different amplitudes of the top-gate signal:
(a) VGB = 0 V; (b) VGB =−20 V.
Fig. 6. Charge-pumping current as a function of back-gate base
voltage for different amplitudes of back-gate signal: (a)VGF = 0 V;
(b) VGF =−2 V.
63
Grzegorz Głuszko, Lidia Łukasiak, Valeriya Kilchytska, Tsung Ming Chung, Benoit Olbrechts, Denis Flandre, and Jean-Pierre Raskin
It may be seen that interface-trap density is unexpectedly
low at both interfaces indicating very good quality of both
front-gate oxidation process and additional wafer bonding.
The threshold voltage of the front interface obtained at
back-gate bias of 0 V is in excellent agreement with that
extracted from I-V characteristics of single-gate transistors.
Threshold voltage was extracted from the intersection of
straight lines approximating the log-lin ID = f (VGS) char-
acteristics in the subthreshold and strong inversion regions
(Fig. 7) (e.g., [6]).
Fig. 7. Transfer characteristics of a single-gate transistor
(VGB = 0 V).
Fig. 8. Comparison of CP measurements performed on novel
(dashed line) and reference (solid line) structures.
A comparison with CP measurements performed on back-
interface of reference PIN diodes fabricated on a standard
UNIBONDr wafer is presented in Fig. 8. The interface
trap density at the back interface is slightly lower (Nit =
0.4 ·1010 cm−2) for reference devices than for those fabri-
cated using the novel process flow (Nit = 1.3 ·1010 cm−2),
which indicates that additional bonding used in our exper-
imental DG SON process only slightly worsens the BOX-
Si film interface quality when compared to a commercial
well-established UNIBONDr process, in which bonded in-
terface is placed at BOX-substrate interface [7].
4. Conclusions
Thanks to chemical activation of the bonded interface, the
density of interface traps is remarkably low at both in-
terfaces of structures fabricated using the novel technique
described in [2]. The reliability of CP measurements is
confirmed by a very good agreement between the values
of front-interface threshold voltage determined by means
of CP and I-V techniques. Further studies are needed to
eliminate potential inaccuracies of the obtained results.
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